Cookie
This website requires cookies to provide all of its features. For more information on what data is contained in the cookies, please see our Privacy Policy page. To accept cookies from this site, please click the Accept button below.
RISC
Reduced Instruction Set Computing (RISC) processors derive their performance from a large set of simple uniform instructions that can be executed quickly.
-
Tensilica Vision P1 DSP-ip-20847￥10,000.00 -
Tensilica Vision Q8 DSP-ip-20846￥10,000.00
-
Tensilica ConnX B10/B20-ip-20845￥10,000.00
-
Tensilica ConnX 110/120-ip-20844￥10,000.00
-
dwc_arcv3_hs_shared_memory_option-ip-20843￥10,000.00
-
ColdFire V1 Processor-ip-20841￥10,000.00
-
Codasip A70X-MP-ip-20840￥10,000.00
-
Codasip A70XP-ip-20839￥10,000.00
-
Codasip A70X-ip-20838￥10,000.00
-
Tensilica Fusion F1 DSP-ip-20836￥10,000.00
-
Tensilica Vision P6 DSP-ip-20835￥10,000.00