Cookie
This website requires cookies to provide all of its features. For more information on what data is contained in the cookies, please see our Privacy Policy page. To accept cookies from this site, please click the Accept button below.
| 供应商 | GUC |
|---|---|
| 型号 | IGADDRS06A, TSMC CLN40LP DDR34/LPDDR3 Combo PHY |
| 类型 | Hard IP |
| 到期日 | Pre-silicon |
| 源网址 | View more |
| 详情页 | View more |
| 附件链接 | View more |
IGADDRS06A supports LPDDR3 and DDR3/4 SDRAM. The PHY IP is designed to be used with LPDDR3 and DDR3/4 Controller IP to provide a complete DDR IP solution. A DFI interface is provided by this PHY IP to connect to the memory controller IP.
The PHY architecture’s performance scales from (LP)DDR3-800 Mbps to (LP)DDR3-1866. All DDR PHY macro signals from and to the controller are synchronous to the memory controller clock (MC_CLK). The PHY-Controller interface can be clocked at 1:2 of the DDR CK clock naturally. For example, for DDR3-800 Mbps system, users shall be running memory controller MC clock at 200 MHz (1:2 ratio). The PHY’s DQ data path width scales in 8-bit increments with additional data modules inside the DDR PHY macro. The LPDDR3 and DDR3/4 PHY IP optionally supports multiple (up to 2) ranks so that the CS#[1:0], ODT[1:0], and CKE[1:0] signals from the controller are synchronized by the PHY
IGADDRS06A LPDDR3 and DDR3/4 PHY IPs include one hard macro and one RTL module (for miscellaneous logic blocks of PHY IP). The hard macro includes command address module, data module, IO pads, PLL and DLL components required for DDR PHY function. The RTL module is the miscellaneous logic block (MLB RTL block) provided to work with the DDR PHY hard macro. The MLB RTL module includes functions such as training logic, JTAG controller interface for PHY DFT registers, loop back BIST logic, ODT control logic and PHY resistors calibration logic. The PHY evaluation mode is provided through MLB logic without the help of controller to complete the training sequences such as IO PVT calibration, CA training, read gate training, read data EYE training and write data EYE training which are required to guarantee DDR PHY IP functions. MLB training procedure is default enable in initial sequence to set DDR PHY by hardware as described in Section 2.3. This DDR PHY MLB RTL module shall be integrated in SOC by users to work with DDR PHY hard macro correctly.
IGADDRS06A LPDDR3 and DDR3/4 PHY IP architecture also supports a memory controller evaluation mode training interface for read Gate training and read data EYE training features which are required to guarantee DDR PHY IP functions. Both gate training and read data eye training interface signals are described in technical manual and users are recommended to connect the training interface to user-defined registers so that users are able to set DDR PHY through these user-defined register by software.
The PHY architecture’s performance scales from (LP)DDR3-800 Mbps to (LP)DDR3-1866. All DDR PHY macro signals from and to the controller are synchronous to the memory controller clock (MC_CLK). The PHY-Controller interface can be clocked at 1:2 of the DDR CK clock naturally. For example, for DDR3-800 Mbps system, users shall be running memory controller MC clock at 200 MHz (1:2 ratio). The PHY’s DQ data path width scales in 8-bit increments with additional data modules inside the DDR PHY macro. The LPDDR3 and DDR3/4 PHY IP optionally supports multiple (up to 2) ranks so that the CS#[1:0], ODT[1:0], and CKE[1:0] signals from the controller are synchronized by the PHY
IGADDRS06A LPDDR3 and DDR3/4 PHY IPs include one hard macro and one RTL module (for miscellaneous logic blocks of PHY IP). The hard macro includes command address module, data module, IO pads, PLL and DLL components required for DDR PHY function. The RTL module is the miscellaneous logic block (MLB RTL block) provided to work with the DDR PHY hard macro. The MLB RTL module includes functions such as training logic, JTAG controller interface for PHY DFT registers, loop back BIST logic, ODT control logic and PHY resistors calibration logic. The PHY evaluation mode is provided through MLB logic without the help of controller to complete the training sequences such as IO PVT calibration, CA training, read gate training, read data EYE training and write data EYE training which are required to guarantee DDR PHY IP functions. MLB training procedure is default enable in initial sequence to set DDR PHY by hardware as described in Section 2.3. This DDR PHY MLB RTL module shall be integrated in SOC by users to work with DDR PHY hard macro correctly.
IGADDRS06A LPDDR3 and DDR3/4 PHY IP architecture also supports a memory controller evaluation mode training interface for read Gate training and read data EYE training features which are required to guarantee DDR PHY IP functions. Both gate training and read data eye training interface signals are described in technical manual and users are recommended to connect the training interface to user-defined registers so that users are able to set DDR PHY through these user-defined register by software.
FAQ - Frequently Asked Questions
Welcome to Sparsh\'s FAQ! Here you\'ll find answers to our most asked questions. Still have something we should know? Send us an email, we\'re happy to help!
Q1: How can I change my shipping address?
A1: Consectetur morbi, suscipit donec semper vitae sed a class vivamus. Sodales montes porttitor adipiscing nisl sit dui sem fringilla elit. Sagittis lacinia montes nisl mollis lobortis cras nisi. Conubia montes odio taciti magnis morbi mauris lorem pulvinar mollis aliquam. Faucibus facilisi tempus tincidunt eu laoreet. Porta donec vitae suscipit habitasse fermentum vivamus!
- Eget est ad potenti primis id rhoncus vestibulum vestibulum. Ante est vel mattis mattis. Vel eleifend auctor lorem, odio proin quisque potenti parturient euismod. Tristique massa quis morbi netus magna pretium laoreet. Inceptos eget massa ac lacinia vitae suspendisse orci nascetur vel torquent. Feugiat eleifend eget aenean facilisi sapien proin leo dictumst semper orci ipsum? Ultrices duis tellus consequat nostra.
Q2: How do I activate my account?
A2: The instructions to activate your account will be sent to your email once you have submitted the registration form. If you did not receive this email, your email service provider’s mailing software may be blocking it. You can try checking your junk / spam folder or contact us at magento@sparsh-technologies.com
Q3: How do I cancel my orders before I make a payment?
A3: After logging into your account, go to your Shopping Cart. Here, you will be able to make a payment or cancel your order. We will not give refunds if payment is verified.
Q4: How long will it take for my order to arrive after I make payment?
A4: Members who ship their orders within Inida should expect to receive their orders within 2 working days upon payment verification depending on the count of orders received.
If you experience delays in receiving your order, contact us immediately and we will help to confirm the status of your order.
Q5: What are the payment methods available?
A5: At the moment, we only accept Credit/Debit cards and Paypal payments.
Q6: How do I make payments using Paypal? How does it work?
A6: Paypal is the easiest way to make payments online. While checking out your order, you will be redirected to the Paypal website. Be sure to fill in correct details for fast & hassle-free payment processing. After a successful Paypal payment, a payment advice will be automatically generated to Samplestore.com system for your order.
It\'s fast, easy & secure.