Cookie
This website requires cookies to provide all of its features. For more information on what data is contained in the cookies, please see our Privacy Policy page. To accept cookies from this site, please click the Accept button below.
| 供应商 | EnSilica |
|---|---|
| 型号 | eSi-1600 Low-power, Low-cost 16-bit Soft Processor |
| 类型 | Soft IP |
| 到期日 | In Production |
| 源网址 | View more |
| 特征 | 16-bit RISC RISC architecture with 5 stage pipeline Choice von Neumann or Harvard memory architectures Feature rich architecture with 16 general purpose registers, 92 basic instructions and 10 addressing modes Application specific optimization through the use of up to 90 user-defined instructions Industry standard AMBA APB or AHB Bus Full featured multi-core debug through a JTAG or serial interface C and C++ software development using license-free toolchain, under industry standard Eclipse IDE |
| 详情页 | View more |
| 附件链接 | View more |
The eSi-1600 16-bit CPU core is a low-cost, low-power processor ideal for integration into ASIC and/or FPGA designs. It is the smallest member in a family of eSi-RISC processor cores from EnSilica. It is targeted specifically for low cost and low power applications, where typically an 8-bit CPU may have been used, or where a 32-bit CPU is too big.
Even though it is 16-bit, the gate count is equivalent to many 8-bit cores due to the simplicity of the RISC pipeline. With a wider data-path and 16 general purpose registers, application programs are able to execute in far fewer clock cycles. This can save a significant amount of power by either allowing the CPU to be clocked at a lower frequency or by being able to enter a power down state sooner.
For applications where high performance is required, the 5-stage pipeline allows extremely high clock frequencies to be achieved. While most instructions effectively execute in a single clock cycle, the deep pipeline allows the C and C++ compiler to schedule independent instructions such that instructions that can take multiple cycles to execute, appear to only take 1 clock cycle. Static branch prediction is employed to minimize the cost of branch instructions. Both of these features have until now only usually been found on high-end 32-bit CPUs.
For applications that require even more performance or require more memory than is catered for by the eSi-1600, the eSi-32xx range of 32-bit processors are available. These processors feature the same ISA as the eSi-1600, extended to 32-bits. The processor RTL and toolchain share a common code base, resulting in an easy migration path for both software and hardware developers, should the demands of an application change.
The toolchain for the eSi-1600 is based upon the industry standard GNU toolchain, which includes an optimising C and C++ compiler, assembler, linker, debugger, simulator and binary utilities. All these tools can be driven by the customizable Eclipse IDE (Integrated Development Environment). The debugger can connect to the target CPU either via JTAG or a serial interface. Complete C and C++ libraries are supplied. A port of the Micrium uC/OS-II RTOS is also available. The toolchain is available for both Windows and Linux hosts and is available to use at no cost.
Even though it is 16-bit, the gate count is equivalent to many 8-bit cores due to the simplicity of the RISC pipeline. With a wider data-path and 16 general purpose registers, application programs are able to execute in far fewer clock cycles. This can save a significant amount of power by either allowing the CPU to be clocked at a lower frequency or by being able to enter a power down state sooner.
For applications where high performance is required, the 5-stage pipeline allows extremely high clock frequencies to be achieved. While most instructions effectively execute in a single clock cycle, the deep pipeline allows the C and C++ compiler to schedule independent instructions such that instructions that can take multiple cycles to execute, appear to only take 1 clock cycle. Static branch prediction is employed to minimize the cost of branch instructions. Both of these features have until now only usually been found on high-end 32-bit CPUs.
For applications that require even more performance or require more memory than is catered for by the eSi-1600, the eSi-32xx range of 32-bit processors are available. These processors feature the same ISA as the eSi-1600, extended to 32-bits. The processor RTL and toolchain share a common code base, resulting in an easy migration path for both software and hardware developers, should the demands of an application change.
The toolchain for the eSi-1600 is based upon the industry standard GNU toolchain, which includes an optimising C and C++ compiler, assembler, linker, debugger, simulator and binary utilities. All these tools can be driven by the customizable Eclipse IDE (Integrated Development Environment). The debugger can connect to the target CPU either via JTAG or a serial interface. Complete C and C++ libraries are supplied. A port of the Micrium uC/OS-II RTOS is also available. The toolchain is available for both Windows and Linux hosts and is available to use at no cost.
FAQ - Frequently Asked Questions
Welcome to Sparsh\'s FAQ! Here you\'ll find answers to our most asked questions. Still have something we should know? Send us an email, we\'re happy to help!
Q1: How can I change my shipping address?
A1: Consectetur morbi, suscipit donec semper vitae sed a class vivamus. Sodales montes porttitor adipiscing nisl sit dui sem fringilla elit. Sagittis lacinia montes nisl mollis lobortis cras nisi. Conubia montes odio taciti magnis morbi mauris lorem pulvinar mollis aliquam. Faucibus facilisi tempus tincidunt eu laoreet. Porta donec vitae suscipit habitasse fermentum vivamus!
- Eget est ad potenti primis id rhoncus vestibulum vestibulum. Ante est vel mattis mattis. Vel eleifend auctor lorem, odio proin quisque potenti parturient euismod. Tristique massa quis morbi netus magna pretium laoreet. Inceptos eget massa ac lacinia vitae suspendisse orci nascetur vel torquent. Feugiat eleifend eget aenean facilisi sapien proin leo dictumst semper orci ipsum? Ultrices duis tellus consequat nostra.
Q2: How do I activate my account?
A2: The instructions to activate your account will be sent to your email once you have submitted the registration form. If you did not receive this email, your email service provider’s mailing software may be blocking it. You can try checking your junk / spam folder or contact us at magento@sparsh-technologies.com
Q3: How do I cancel my orders before I make a payment?
A3: After logging into your account, go to your Shopping Cart. Here, you will be able to make a payment or cancel your order. We will not give refunds if payment is verified.
Q4: How long will it take for my order to arrive after I make payment?
A4: Members who ship their orders within Inida should expect to receive their orders within 2 working days upon payment verification depending on the count of orders received.
If you experience delays in receiving your order, contact us immediately and we will help to confirm the status of your order.
Q5: What are the payment methods available?
A5: At the moment, we only accept Credit/Debit cards and Paypal payments.
Q6: How do I make payments using Paypal? How does it work?
A6: Paypal is the easiest way to make payments online. While checking out your order, you will be redirected to the Paypal website. Be sure to fill in correct details for fast & hassle-free payment processing. After a successful Paypal payment, a payment advice will be automatically generated to Samplestore.com system for your order.
It\'s fast, easy & secure.